Rethinking how we build compilers in a heterogeneous world

Michael O'Boyle Senior EPSRC Research Fellow

Rethinking how we build compilers in a heterogeneous world (or stealing ideas from other domains for our purposes)

> Michael O'Boyle Senior EPSRC Research Fellow

Rethinking how we build compilers in a heterogeneous world (or stealing ideas from other domains for our purposes) (or trying to make myself redundant with ML + endless automation)

> Michael O'Boyle Senior EPSRC Research Fellow

Rethinking how we build compilers in a heterogeneous world

Philip Ginsbach



Bruce Collie



Jackson Woodruff



Jordi Armengol Estape



Well known things

My view

Concrete results

Can we go further ?

Summary

Well known things

My view

Concrete results

Can we go further ?

Summary



50 years of Moore's LawEnabled the digital ageBasis for software investment and growth





Contract: Hardware may change "under the hood"

Hardware



Digital age based on a 50 year contract



Software

Hardware



Digital age based on a 50 year contract

- Contract: Hardware may change "under the hood" BUT
 - Hardware/Software Interface remains constant



Software

Hardware



Digital age based on a 50 year contract

- Contract: Hardware may change "under the hood" BUT
- Hardware/Software Interface remains constant
- Software written today guaranteed to run tomorrow



Technology Scaling Trends 107 10⁶ 105

Moore'sLaw is coming to an end Hardware/Software contract breaking down

 10^{2} 10¹ 10[°]



Transistors



Technology trends means - Hardware specialised or heterogenous







- Technology trends means
- Hardware specialised or heterogenous
- Great
- up to 100,000x performance/energy gains









Technology trends means

- Hardware specialised or heterogenous
- Great
- up to 100,000x performance/energy gains

No free lunch

- Software cannot fit on new hardware

Heterogeneous crisis

- hardware stalls as software cannot fit









Technology trends means - Hardware specialised or heterogenous Great



Heterogeneous crisis - hardware stalls as software cannot fit



Rethink the contract





Not the first person to notice this

Well known things

My view

Concrete results

Can we go further ?

Summary

How to bridge the gap?

New Application/Legacy Code













Language Approach



Language Approach



New Application/Legacy Code User rewrites Parallel Language Write new compiler

Language Approach



A universal parallel language + opt compiler per ISA/platform + smart runtime/glue?

DSL approach

New Application/Legacy Code

DSL

Memory Controller Orre Orre Core Orre Shared L3 Cache* Shared L3 Cache* Tanstor court: 1:12



DSL







DSL approach

New Application/Legacy Code



DSL approach



Many specialised languages + rewrite and hope it works on your (next) machine?

Good performance is hard to get even with well defined parallel language CUDA/OpenCL

GPU-Accelerated Libraries

GPU-Accelerated libraries provide highly-optimized algorithms and functions you can incorporate into your applications, with minimal changes to your existing code. Many support drop-in compatibility to replace industry standard CPU-only libraries such as MKL, IPP, FFTW and widely-used libraries. Some also feature automatic multi-GPU performance scaling.



AmgX

A simple path to accelerated core solvers, providing up to 10x acceleration in the computationally intense linear solver portion of simulations, and is very well suited for implicit unstructured methods.



nvGRAPH

rwORAPH Analytics Library is a 0PU-accelerated graph analytics Library.



cuDNN

NVIDIA CUDINN IS a OPUaccelerated library of primitives for deep neural networks, it is designed to be integrated into higher-level machine learning frameworks.



GIE

NVIDIA 0PU Interence Engine is a NVIDIA Performance Primitives is high performance neural network a OPU accelerated library with a inference library for deep learning applications



cuFFT

NPP

NVIDIA CUDA Past Fourier Transform Library (cuPPT) provides a simple interface for computing FPTs up to 10x faster, without having to develop your cern custam OPU FFT implementation.

very large collection of 1000's of

image processing primitives and

signal processing primitives.



IndeX Framework

NVIDIA IndeX Framework is a real-time scalable visualization plug-in for ParaWeer.



FFmpeg

PPmpeg is a popular open-sour multi-media framework with a library of plugins that can be applied to various parts of the audio and video processing pipelines.



CHOLMOD

DPU-accelerated CHOLMOD is part of the SuiteSparse linear algebra package by Prof. Tim Devis. SuiteSpanse is used extensively throughout industry and academia.



cuSOLVER

A collection of dense and sparse direct solvers which deliver significant acceleration for Computer Vision, CPD, Computational Chemistry, and Linear Optimization applications



CULA Tools

0PU-accelerated linear algebra library by EM Photonics, that utilizes CUDA to dramatically improve the computation speed of sophisticated mathematics.



CUSPARSE

NVIDIA CUDA Sparse (cuSPARSE) Matrix library provides a collection of basic linear algebra subroutines used for sparse matrices that delivers over 8s performance boost.



MAGMA

A collection of next gen linear algebra routines. Designed for heterogeneous OPU-based architectures. Supports current LAPACK and BLAS standards.

Rogue Wave IMSL Fortran Numerical Library

Developed by RogueWave, a comprehensive set of mathematical and statistical functions that offloads work to BPUs.

Good performance is hard to get even with well defined parallel language CUDA/OpenCL





cuRAND

The CUDA Random Number Generation library performs high guality OPU-accelerated random number generation [RND] over 5x faster than typical CPU only code.



CUDA Math Library

An industry proven, highly accurate collection of standard mathematical functions. providing high performance on NVIDIA BPUs



Thrust

A powerful, open source library of A BPU-accelerated C++ parallel algorithms and data structures. Perform OPUaccelerated sort, scan, transform, and reductions with just a few lines of code.

1000	252	1275.1	STREE R
1000	12 5 3 2	1002	STREET,
1000012000	2.52	1272.2	2210272
10000 1 2000	10.000	1272.1	TITLE IS
	+	+	

NVB10

framework for High-Throughput Sequence Analysis for both shart and long read alignment.





NVIDIA VIDEO CODEC SDK

Accelerate video compression with the NVIDIA Video Dodec SDK. This SDK includes documentation and code samples that illustrate how to use NVIDIA's NVENC and NVDEC hardware in OPUs to accelerate encode, decode, and transcode of H.254 and HEVC

video formats.



aralution

Library for sparse iterative withods with special focus on sulti-core and accelerator chnology such as OPUs.



HiPLAR

HIPLAR High Performance Linear Algebra in R) delivers high performance linear algebra (LA) routines for the K platform for statistical computing using the latest software libraries for heterogeneous architectures.



Triton Ocean SDK

Triton provides real-time sisual simulation of the ocean and bodies of water for games, simulation, and training applications.



OpenCV is the leading open source library for computer vision, image processing and machine learning, and now features OPU acceleration for real-time operation.



cuBLAS

NVIDIA CUDA BLAS Library cuBLAS) is a OPU-accelerated version of the complete standard BLAS library that delivers as to 17x faster performance than the latest MKL BLAS.



Geometry Performance Primitives(GPP)

BPP is a computational geometry engine that is optimized for OPU acceleration, and can be used in advanced Onaphical Information Systems (015), Electronic Design Automation [EDA], computer vision, and motion planning solutions.



ArrayFire

Comprehensive, open source **BPU function library. Includes** functions for math, signal and image processing, statistics, and many more. Interfaces for C. C++. Java, R and Portran.

GPU-Accelerated Libraries

GPU-Accelerated übraries provide highly-optimized algorithms and functions you can incorporate into your applications, with minimal changes to your existing code. Many support drop-in compatibility to replace industry standard CPU-only libraries such as MKL, IPP, PPTW and widely-used libraries. Some also feature automatic multi-GPU performance scaling.



unstructured methods.





cuFFT



cuDNN A simple path to accelerated core - NVIDIA cuDNN is a OPUsolvers, providing up to 10x acceleration in the

is very well suited for implicit frameworks.

for deep neural networks, it is computationally interne linear designed to be integrated into solver portion of simulations, and higher-level machine learning

NVIDIA CUDA Past Fourier accelerated übrary of primitives Transform Library (cuPPT) provides a simple interface for computing FPTs up to 10x faster, without having to develop your own custom OPU FFT implementation.

NE TRAN

plug-in for ParaView.

Rather than building a new optimising compiler for each platform



Devis, SuiteSpanse is used

and academia.

cuSOLVER

0PU-accelerated CHOLMOD is 0PU-accelerated linear algebra A collection of next gen linear algebra package by Prof. Tim utilizes CUDA to dramatically heterogeneous OPU-based

part of the SuiteSparse linear library by EM Photonics, that algebra routines. Designed for improve the computation speed architectures. Supports current extensively throughout industry of sophisticated mathematics. LAPACK and BLAS standards.

MAGMA

X

A collection of dense and sparse NVIDIA CUDA Sparse (cuSPARSE)

collection of basic linear algebra subroutines used for sparse

IMSL Fortran Numerical Library Developed by RogueWave, a

comprehensive set of mathematical and statistical functions that offloads work to OPUs.





significant acceleration for Computer Vision, CPD. Computational Chemistry, and matrices that delivers over 8s Linear Optimization applications performance boost.

cuSPARSE direct solvers which deliver Matrix library provides a

CULA Tools





cuRAND



NVIDIA IndeX Framework is a The CUDA Random Number

An industry proven, highly real-time scalable shualization. Deneration library performs high accurate collection of standard parallel algorithms and data quality OPU-accelerated random mathematical functions, number generation (RND) over 5x providing high performance on faster than typical CPU only code. NVIDIA BPUs.

CUDA Math Library Thrust

structures. Perform OPUaccelerated sort, scan, transform, and reductions with just a few lines of code.

Thrust

NVBI0 A powerful, open source library of A BPU-accelerated C++ framework for High-Throughput Sequence Analysis for both short and long read alignment.

THE OWNER AND ADDRESS OF TAXABLE

aralution

Library for sparse iterative withods with special focus on sulti-core and accelerator chnology such as OPUs.

Triton Ocean SDK

Triton provides real-time visual NVIDIA CUDA BLAS Library Comprehensive, open source simulation of the ocean and bodies of water for games, simulation, and training applications. latest MRL BLAS.

cuBLAS.

ArrayFire

cuBLAS) is a OPU-accelerated BPU function library. Includes version of the complete standard - functions for math, signal and BLAS library that delivers as to image processing, statistics, and 17x faster performance than the many more. Interfaces for C, C++, Java, R and Portran.



GPU-Accelerated Libraries

GPU-Accelerated libraries provide highly-optimized algorithms and functions you can incorporate into your applications, with minimal changes to your existing code. Many support drop-in compatibility to replace industry standard CPU-only libraries such as MKL, IPP, PPTW and widely-used libraries. Some also feature automatic multi-GPU performance scaling.



acceleration in the

unstructured methods.





cuFFT



AmgX

is very well suited for implicit frameworks.

A simple path to accelerated core NVIDIA cuDNN is a OPUsolvers, providing up to 10x

cuDNN

NVIDIA CUDA Past Fourier accelerated übrary of primitives Transform Library (cuPPT) for deep neural networks, it is provides a simple interface for plug-in for ParaWees. computationally interve linear designed to be integrated into computing FPTs up to 10x taster, solver portion of simulations, and higher-level machine learning without having to develop your own custom OPU FFT implementation.

12 TAN

Pick the best Library/API/DSL and FIT the code to it

CHOLMOD

CULA Tools

0PU-accelerated CHOLMOD is 0PU-accelerated linear algebra A collection of next gen linear

MAGMA

part of the SuiteSparse linear library by EM Photonics, that algebra routines. Designed for algebra package by Prof. Tim utilizes CUDA to dramatically heterogeneous OPU-based Davis. SuiteSparse is used improve the computation speed architectures. Supports current mathematical and statistical

Library Developed by RogueWave, a comprehensive set of functions that offloads work to OPUs.



cuSOLVER

direct solvers which deliver Matrix library provides a significant acceleration for Computer Vision, CPD. Computational Chemistry, and matrices that delivers over 8s Linear Optimization applications performance boost.

cuSPARSE



A collection of dense and sparse NVIDIA CUDA Sparse (cuSPARSE) collection of basic linear algebra subroutines used for sparse



cuRAND



real-time scalable shualization. Deneration library performs high accurate collection of standard parallel algorithms and data quality OPU-accelerated random mathematical functions, number generation (RND) over 5x providing high performance on faster than typical CPU only code. NVIDIA BPUs.

CUDA Math Library An industry proven, highly

structures. Perform OPUaccelerated sort, scan, transform, and reductions with just a few lines of code.

cuBLAS

Thrust

Thrust

NVBI0 A powerful, open source library of A BPU-accelerated C++ framework for High-Throughpul Sequence Analysis for both short and long read alignment.

תחת 🏳

Rather than building a new optimising compiler for each platform

IMSL Fortran Numerical aralution

witi-core and accelerator bodies of water for games, chnology such as OPUs.

Triton Ocean SDK

library for sparse iterative Triton provides real-time visual NVIDIA CUDA BLAS Library Comprehensive, open source withods with special focus on simulation of the ocean and [cuBLAS] is a OPU-accelerated BPU function library. Includes simulation, and training applications. latest MRL BLAS.

ArrayFire

version of the complete standard durctions for math, signal and BLAS library that delivers as to image processing, statistics, and 17x faster performance than the many more. Interfaces for C, C++, Java, N and Portran.



Legacy Program



pthreads

multi C

















pthreads

multi C

OpenCL

Legacy Program

DSL/Library/API



Polly TBB BLAS

Milk Halide









fir fft





Polly TBB BLAS Milk Halide







Program




+ Target nearer to algorithm + Target will always perform well

Program \longrightarrow clBLAS \longrightarrow Halide \longrightarrow



+ Target nearer to algorithm + Target will always perform well - Target complex and changeable





+ Target nearer to algorithm + Target will always perform well - Target complex and changeable





Constant change means any solution must work for any API, any DSL Need to automate



+ Target nearer to algorithm
+ Target will always perform well
- Target complex and changeable
- Target may be at higher level



Hardware

Rather than compile code to hardware

By lowering code for each language and each ISA

Program

→ Hardware

Instead LIFT code to API or DSL





Vendor responsibility to map API/DSL to hardware - already the case Our job - automatically lift it to API/DSL enabling hardware utilisation

LIFT code to API or DSL



How is API/DSL described? How is matching code discovered? How is code replaced/translated?

LIFT code to API or DSL

Well known things

My view

Concrete results

Can we go further ?

Summary

5 approaches to lifting

Search using constraints over LLVM IR: IDL+CanDL [18-20] - targetted APIs in C/Fortran - dense/sparse linear algebra

- Black-box Program Synthesis [19-21] - eliminated need for writing constraints
- API matching via IO behavioural equivalence [21-23] - more robust detection
- Neural Compilation [21-?] - language to assembler translation using NMT/transformer

Program Lifting [22-?] - beyond APIs lifting to DSLs/MLIR

5 approaches to lifting

Search using constraints over LLVM IR: IDL+CanDL [18-20] - targetted APIs in C/Fortran - dense/sparse linear algebra

Black-box Program Synthesis [19-21] - eliminated need for writing constraints

API matching via IO behavioural equivalence [21-23] - more robust detection

Neural Compilation [21-?]
 - language to assembler translation using NMT/transformer

Program Lifting [22-?]beyond APIs lifting to DSLs/MLIR









```
for (j = 0; j < lastrow - firstrow + 1; j++) {
 sum = 0.0;
 for (k = rowstr[j]; k < rowstr[j+1]; k++) {</pre>
    sum = sum + a[k]*p[colidx[k]];
 }
  q[j] = sum;
}
```

Constraint	SPMV
(inherits	For and
inherits	VectorStore
with	{iterator} as {idx
and	{begin} as {begin}
inherits	ReadRange
with	{iterator} as {idx
and	<pre>{inner.iter_begin}</pre>
and	<pre>{inner.iter_end}</pre>
inherits	For at {inner} and
inherits	VectorRead
with	<pre>{inner.iterator} a</pre>
and	{begin} as {begin}
inherits	VectorRead
with	<pre>{idx_read.value} a</pre>
and	{begin} as {begin}
inherits	VectorRead
with	<pre>{inner.iterator} a</pre>
and	{begin} as {begin}
inherits	DotProductLoop
with	{inner}
and	<pre>{indir_read.value}</pre>
and	{seq_read.value}
and	{output.address}
End	

[CC20]

```
#include "mkl.h"
                                                      // ...
                                                      void spmv_csr_harness(int rows, int* ranges,
                                                          int* indir, double* vector, double* matrix,
                                                          double* output) {
ASPLOS'18, March 24–28, 2018, Williamsburg, VA, USA sparse_matrix_t A;
                                                        // ...
                                                        struct matrix_descr C;
                                                        C.type = SPARSE_MATRIX_TYPE_GENERAL;
                                                        C.mode = SPARSE_FILL_MODE_LOWER;
                                                        C.diag = SPARSE_DIAG_NON_UNIT;
                                                        mkl_sparse_d_mv(SPARSE_OPERATION_NON_TRANSPOSE,
                                                            1.0, A, D, vector, 0.0, output);
                        at {output} and
                        as {range_begin}
                        as {range_end} and
                       s {idx}
                        at {idx_read} and
                       s {idx}
                        at {indir_read} and
                       is {idx}
                        at {seq_read} and
                        as {loop}
                        as {src1}
                        as {src2}
                        as {update_address})
```

ession 2A: GPUs 1



Speedup over sequential code 1.1x to 250x



Speedup

ASPLOS'18, March 24-28, 2018, Williamsburg, VA, US



5 approaches to lifting

Search using constraints over LLVM IR: IDL+CanDL [18-20] - targetted APIs in C/Fortran - dense/sparse linear algebra

- Black-box Program Synthesis [19-21] - eliminated need for writing constraints
- API matching via IO behavioural equivalence [21-23] - more robust detection
- Neural Compilation [21-?] - language to assembler translation using NMT/transformer
- Program Lifting [22-?] - beyond APIs lifting to DSLs/MLIR







Challenge:

Do this entirely automatically





Detect and match automatically





Use IO, probabilistic and grey-box program synthesis



Auto-discovery: Synthesise +Generalise



Interrogate +Synthesise

Constraint generation from program is trivial. How to generate a program P?



Generate Constraints

Type directed synthesis







 $\rightarrow P$



It works





[PACT19]

Speedup (x)

DenseNet-201

Pathsample PFold

Pathsample NGT



1.0

0.5

0.0

20

15

10

5

0

Parboil SGEMM





It works





[PACT19] But requires type annotations - not fully automatic

NWChem Pentacene

Pathsample NGT



Parboil SGEMM



20

15

0



INPUTS

Outputs black_box(Inputs) { // implementation...

OUTPUTS







INPUTS



Outputs black_box(Inputs) {



OUTPUTS





It works





[PACT19]

Speedup (×)

DenseNet-201



NWChem Pentacene



Pathsample NGT



Parboil SGEMM

20

15

10

5

0





It really works!





[PACT19] [ASE20] [GPCE20] [PACT21]

Speedup (×)

Remove annotation hints, Use prior and grey knowledge

Pathsample NGT



Parboil SGEMM





0.0

20

15

10

5

0



Automatically matches accelerator libraries to



[PACT19] [ASE20] [GPCE20] [PACT21]



5.0



Remove annotation hints, Use prior and grey knowledge



20

15

10

5

0





legacy code

Automatically matches legacy code



[PACT19] [ASE20] [GPCE20] [PACT21]

Remove annotation hints, Use prior and grey knowledge

5 approaches to lifting

Search using constraints over LLVM IR: IDL+CanDL [18-20] - targetted APIs in C/Fortran - dense/sparse linear algebra

Black-box Program Synthesis [19-21] - eliminated need for writing constraints

API matching via IO behavioural equivalence [21-23] - more robust detection

Neural Compilation [21-?] - language to assembler translation using NMT/transformer

Program Lifting [22-?] - beyond APIs lifting to DSLs/MLIR

Big-step Acceleration: FFT

Although accelerator *discovery* is possible

Matching complex accelerators to code is challenging



Big-step Acceleration: FFT

Matching complex accelerators is challenging

- Behaviour unlikely to match user code
- FFT acceleration a good example



Bridge the gap on real code

Need to bridge gap

- Applied to Raw C GitHub code
- Discovered, modified and replaced - with libs or accelerators
- FFTW, SHARC DSP, PowerQuad


Neural Classifier + IO behaviour

		1.0
Rather than constraints to	match	
Use a neural classifier		0.8 -
- detects FFT <i>ish</i> Github co	ode g	0.6 -
Then IO behavioural equiv	alence	
- does it have same behav	/iour?	0.4 -
Patch up with specialised normalisation code	synthesised	0.2 -
[PLDI22]		0.0 + 0





5

			Big-ste	p Acce	elera	tion:		
Project	Lines of Code	Lengths Supported	Algorithm	Twiddle Factors	Imaginary Numbers	Pointer Arithmetic	Loop Structure	Optimizations
0	83	Only 64	Radix-2 FFT	Constant	Custom	No	While-True-Break	Minimal
1	278	Powers of 2 (≤ 256)	Radix-2 FFT	Constant	Custom	No	Do-While/For	Minimal
2	65	Powers of 2	Radix-2 FFT	Computed in FFT	Custom	No	For/Recursive	Minimal
3	107	Powers of 2	Radix-2 FFT	Computed in FFT	Custom	No	For	Minimal
4	934	All	Mixed-Radix FFT	Computed in FFT	Custom	No	For/Recursive	Extensive Unrolling
5	2159	All	Mixed-Radix FFT	Pre-Computed	Custom	Yes	For	Hand-Vectorized/Unrolled
6	77	Powers of 2	Radix-2 FFT	Computed in FFT	Custom	No	For	Minimal
7	237	Powers of 2	Radix-2 FFT	Pre-Computed	Custom	Yes	For	Minimal
8	101	Powers of 2	Radix-2 FFT (DIF)	Computed in FFT	C99 Complex	No	For	Minimal
9	1627	All	Mixed-Radix FFT	Pre-Computed	Custom	Yes	For/While/Recursive	Extensive Unrolling
10	75	Powers of 2	Radix-2 FFT	Pre-Computed	Custom	No	For	Minimal
11	538	All	Mixed-Radix FFT	Pre-Computed	Custom	Yes	Do-While/For	Twiddle-Factor Memoization
12	367	All	Mixed-Radix + Bluestein	Computed in FFT	Custom	No	For/Recursive	Unrolling
13	101	Powers of 2	Radix-2 FFT (DIT)	Computed in FFT	C99 Complex	No	For	Minimal
14	314	Powers of 2	Radix-2 FFT	Computed in FFT	None	No	For	Minimal
15	215	All	Recursive FFT	Computed in FFT	C99 Complex	No	Recursive	Minimal
16	20	All	DFT	Unneeded	C99 Complex	No	For	None
17	12	All	DFT	Unneeded	C99 Complex	No	For	None



GitHub code in the wild: Vast range of styles, quality, behaviour



Automatically generates adaptor code



Big-step Acceleration: FFT

```
complex •FFT_accel(complex •x, int N) {
  // Check for valid inputs to accelerator
  if (is_power_of_two(N) && N <= 65536) {
   // Bind user inputs to accelerator
   int len = N;
    #pragma align 64
    complex_float output[len];
   complex_float input[len];
    #pragma end
    for (int i = 0; i < len; i++) {
     input[i].re = x[i].real;
     input[i].im = x[i].imag;
    // Call accelerator
    accel_cfft(input, output, len);
    // Bind accelerator outputs
    for (int j = 0; j < N; j++) {
     x[j].imag = output[j].im;
     x[j].real = output[j].re;
    // De-normalize outputs
    for (int k = 0; k < N; i ++) {
     x[k].imag \star = N;
     x[k].real += N;
 } else { // Not valid accelerator input
    // Fallback to user code.
   UserFFT(x, N);
```



Automatically generates adaptor code

- Range check
- Type conversion
- Variable binding
- Sythesized normalisation code

Big-step Acceleration: FFT

```
complex • FFT_accel(complex •x, int N) {
  // Check for valid inputs to accelerator
  if (is_power_of_two(N) && N <= 65536) {
    // Bind user inputs to accelerator
    int len = N;
    #pragma align 64
    complex_float output[len];
    complex_float input[len];
    #pragma end
    for (int i = 0; i < len; i++) {
     input[i].re = x[i].real;
     input[i].im = x[i].imag;
    // Call accelerator
    accel_cfft(input, output, len);
    // Bind accelerator outputs
    for (int j = 0; j < N; j++) {
     x[j].imag = output[j].im;
     x[j].real = output[j].re;
    // De-normalize outputs
    for (int k = 0; k < N; i ++) {
     x[k].imag += N;
     x[k].real += N;
 } else { // Not valid accelerator input
    // Fallback to user code.
   UserFFT(x, N);
```

Big-step Acceleration: FFT



Speedup over CPU baseline using either FFTW library, FFTA Sharc DSP, NXP PowerQuad Project numbers refer to legacy C GitHub code

Applied to Github linear algebra

Algorithm	Code	LoC	Layout	Sizes	Optimizations
	1	11	Column-major	Squared	None
	2	117	Both	Any	None
	3	15	Row-major	Any	None
	4	23	Column-major	Squared	None
	5	27	Row-major	Squared	OpenMP
	6	9	Row-major	Any	None
	7	9	Row-major	Any	None
	8	18	Column-major	Squared	OpenMP
Naive	9	131	Row-major	Any	OpenMP
	10	12	Row-major	Any	None
	11	18	Row-major	Multiple of nthreads	C++ threads
	12	63	Row-major	Squared	C++ threads
	13	16	Column-major	Any	None
	14	31	Column-major	Any	None
	15	31	Column-major	Any	None
	16	38	Row-major	Any	None
	17	8	Row-major	Squared	None
Unrolled	18	43	Row-major	Any	None
	19	38	Row-major	Any	None
	20	43	Row-major	Squared	OpenMP
	21	33	Row-major	Squared, multiple of bs	None
Kornol Colla	22	23	Column-major	Any	None
	23	89	Column-major	Any	OpenMP
	24	26	Column-major	Any	None
	25	62	Column-major	Any	Unrolled

Algorithm	Code	LoC	Layout	Sizes	Optimiz
Kernel Calls	26	106	Column-major	Any	Unrolle
	27	76	Row-major	Any	Block
	28	21	Row-major	Squared	OpenM
	29	41	Column-major	Any	None
	30	31	Row-major	Squared	None
Blocked	31	27	Column-major	Squared	None
	32	37	Row-major	Multiple of bs	Unrolle
	33	44	Row-major	Squared	None
	34	13	Row-major	Squared	None
	35	16	Row-major	Squared	None
Cata	36	176	Column-major	Squared	Intrinsio
G010	37	54	Row-major	Squared	None
	38	152	Row-major	Squared	None
Strassen	39	200	Row-major	Squared, power of 2	None
	40	82	Row-major	Squared	None
	41	75	Row-major	Squared	Intrinsio
	42	76	Row-major	Multiple of 8	Intrinsio
	43	62	Row-major	Multiple of 8	Intrinsie
Intrinsics	44	53	Row-major	Any	Intrinsie
	45	89	Row-major	Multiple of bs	Intrinsio
	46	108	Row-major	Multiple of bs	Intrinsie
	47	287	Row-major	Any	Intrinsie
	48	354	Row-major	Multiple of bs	Intrinsio
	49	44	Row-major	Multiple of bs	Intrinsi
	50	62	Row-major	Any	Intrinsi



Strassen and intrinsics

```
// P0 = A*(F - H);
msub(n, Ypitch, F, Ypitch, H, n, T);
mmult_fast(n, Xpitch, A, n, T, n, P[0]);
// P1 = (A + B) * H
madd(n, Xpitch, A, Xpitch, B, n, T);
mmult_fast(n, n, T, Ypitch, H, n, P[1]);
// P2 = (C + D) * E
madd(n, Xpitch, C, Xpitch, D, n, T);
mmult_fast(n, n, T, Ypitch, E, n, P[2]);
• • •
// Z upper left = (P3 + P4) + (P5 - P1)
madd(n, n, P[4], n, P[3], n, T);
msub(n, n, P[5], n, P[1], n, U);
madd(n, n, T, n, U, Zpitch, Z);
// Z lower left = P2 + P3
madd(n, n, P[2], n, P[3], Zpitch, Z + n*Zpitch);
// Z upper right = P0 + P1
madd(n, n, P[0], n, P[1], Zpitch, Z + n);
// Z lower right = (P0 + P4) - (P2 + P6)
madd(n, n, P[0], n, P[4], n, T);
madd(n, n, P[2], n, P[6], n, U);
msub(n, n, T, n, U, Zpitch, Z + n*(Zpitch + 1));
```

```
_m256 vab00 = _mm256\_setzero\_ps();
_m256 vab01 = _mm256\_setzero\_ps();
• • •
for (int k = 0; k < K; k++) {
 float pa = &A[1da * (k + i) + 0];
 float pb = &B[ldb * (k + i) + 0];
 _m256 vb0 = _mm256_load_ps(pb + 8 * 0);
 _m256 vb1 = _mm256_load_ps(pb + 8 * 1);
 _{m256} va0 = _{mm256} broadcast_ss(&pa[8 * i + 0]);
 _{m256} val = _{mm256} broadcast_ss(&pa[8 * i + 1]);
  • • •
 vab00 = _mm256_fmadd_ps(va0, vb0, vab00);
 vab01 = _mm256_fmadd_ps(va0, vb1, vab01);
  • • •
_m256 vc00 = _mm256_load_ps(C + ldc * 0 + 8 * 0);
• • •
vc00 = _mm256_add_ps(vc00, vab00);
• • •
_mm256\_store\_ps(C + 1dc * 0 + 8 * 0, vc00);
```

GitHub code in the wild: Also applied to tensor convolutions



- Detects GEMMs in over 80% of cases







Well known things

My view

Concrete results

Can we go further ?

Summary

5 approaches to lifting

Search using constraints over LLVM IR: IDL+CanDL [18-20] - targetted APIs in C/Fortran - dense/sparse linear algebra

Black-box Program Synthesis [19-21] - eliminated need for writing constraints

API matching via IO behavioural equivalence [21-23] - more robust detection

Neural Compilation [21-?] - language to assembler translation using NMT/transformer

Program Lifting [22-?]beyond APIs lifting to DSLs/MLIR

Significant accelerators will be programmable

- Likely to have specialised prog lang





Significant accelerators will be programmable

- Likely to have specialised prog lang

Can we learn how to translate existing code into any new lang?

- Automating compiler translation, construction

If so - enable language and architecture innovation



Exploit advances in NLP - Neuro Machine Translation (NMT)

NMT: Transformer model - supervised translation of natural languages

NMT can perform **unsupervised** translation - ie automatically translate between existing languages

Exploit advances in NLP - Neuro Machine Translation (NMT)

NMT: Transformer model - supervised translation of natural languages

NMT can perform **unsupervised** translation - ie automatically translate between existing languages

Can we do this for programming languages?

If so - potentially automate construction of compilers between any two languages

Let's start with something "easy" supervised C->x86 compilation

Neural Compilation: C->x86 challenges







Output

9

Neural Compilation: C->x86 challenges

Exact solutions are needed - nearly correct un-acceptable Difficult task for humans

- 50+ years of work Sequence length
- difference in input/output Training data
- where is it?
- Evaluation





9

Neural Compilation: Train Seq2Seq C->x86



Results: Fib

C input

Correct translation

- IO equivalent
- Does the same thing

Additional noop -in ground truth Additional moves -in translation

```
int fib_n(int n) {
    int i = 1;
    int r = 1;
    while (n > 1) {
        i = r - i;
        r = i + r;
        n = n - 1;
    }
    return r;
}
```

Model assembler	Ground truth assemble
<pre>fib_n: .LFBO: .cfi_startproc pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6 , -16 movq %rsp , %rbp .cfi_def_cfa_register 6 movl %edi , -20 (%rbp) movl \$1 , -8 (%rbp) movl \$1 , -4 (%rbp) jmp .L2 .L3: movl -4 (%rbp), %eax subl -8 (%rbp), %eax movl %eax , -8 (%rbp) movl -8 (%rbp), %eax addl %edx , %eax movl %eax , -4 (%rbp) subl \$1 , -20 (%rbp) .L2: cmpl \$1 , -20 (%rbp) jg .L3 movl -4 (%rbp), %eax popq %rbp .cfi_def_cfa 7 , 8 ret .cfi_endproc</pre>	<pre>fib_n: .LFB0: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset .cfi_offset 6, -16 movq %rsp, %rbp .cfi_def_cfa_registe movl %edi, -20(%rbp) movl \$1, -8(%rbp) movl \$1, -4(%rbp) jmp .L2 .L3: movl -4(%rbp), %eax subl -8(%rbp), %eax subl -8(%rbp), %eax addl %eax, -4(%rbp) movl -8(%rbp), %eax addl %eax, -4(%rbp) subl \$1, -20(%rbp) .L2: cmpl \$1, -20(%rbp) jg .L3 movl -4(%rbp), %eax popq %rbp .cfi_def_cfa 7, 8 ret .cfi_endproc</pre>





Correct translation

Non-trivial

- Try doing this by hand!

int idx = -1; ++i) { idx = i;return idx;

Great that it can work

- but c.30% is far from practical -
- so multi-modal training

[AIPLANS@NeurIPS21]

Results: Search

```
C input
```

```
int search (int * arr,
           int v.
           int n {
  for (int i = 0; i < n;
    if (idx = -1 \&\&
        arr[i] == v) {
```

Model assembler search : . LFB0: . cfi_startproc pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rsp, %rbp . cfi_def_cfa_register 6 movq %rdi , -24(%rbp) movl %esi, -28(%rbp) movl %edx , -32(%rbp) movl \$-1, -8(% rbp)movl \$0, -4(% rbp)jmp .L2 .L4: cmpl \$-1, -8(% rbp)ine .L3 movl -4(% rbp), % eaxmovslq %eax, %rdx movq -24(%rbp), %rax addq %rdx , %rax movl (%rax), %eax cmpl -28(%rbp), %eax jne .L3 movl -4(% rbp), % eaxmovl %eax, -8(% rbp).L3: addl \$1, -4(%rbp) .L2: movl -4(% rbp), % eaxcmpl -32(%rbp), %eax jl .L4 movl -8(%rbp), %eax popq %rbp .cfi_def_cfa 7, 8 ret . cfi_endproc

Ground truth assembler

```
search :
. LFB0:
 . cfi_startproc
endbr64
pushq %rbp
 .cfi_def_cfa_offset 16
 . cfi_offset 6, -16
movq %rsp, %rbp
 .cfi_def_cfa_register 6
movq %rdi, -24(%rbp)
 movl %esi, -28(%rbp)
 movl %edx, -32(\% rbp)
 movl \$-1, -8(\% rbp)
movl 0, -4(\% rbp)
      . L2
jmp
.L4:
cmpl \$-1, -8(\% rbp)
      . L3
 jne
movl -4(\% rbp), \% eax
 cltq
 leaq 0(,\% \operatorname{rax},4),\% \operatorname{rdx}
movq -24(%rbp), %rax
addq %rdx , %rax
 movl (%rax), %eax
cmpl %eax, -28(%rbp)
      . L3
 jne
movl -4(\% rbp), \% eax
movl %eax, -8(\% rbp)
.L3:
addl $1, -4(%rbp)
.L2:
movl -4(%rbp), %eax
cmpl -32(%rbp), %eax
       . L4
j1
movl -8(\% rbp), %eax
popq %rbp
 .cfi_def_cfa 7, 8
 ret
 . cfi_endproc
```



Mult-lingual/modal translation

Build a multi-modal, multi-task model Pose all tasks (including pre-training)

- with same format
- works multiple masks

C: C function, S,T: assemblers, I input example, O output example, Opt: optimise

<X> x1,x2.. xN </X> <Y> <mask> </Y> <mask> </Y>



Т



Compilation Decompilation Program Synthesis Binary translation **Binary Optimisation** Evaluation Latent evaluation

Zero -shot

- seen target but not direction in training Zero++
- not seen targets
- eg arm -> smaller arm

Types of translation

C->s s->C I,O->C arm <-> x86 $x86 \rightarrow smaller x86$ $C, I \rightarrow O$ I,O,I->O

Highly Preliminary Results

Compilation C->s:	
Decompilation s->C	
Program Synthesis I,O->C	

Evaluation C,I->O Latent evaluation I,O,I->O

Currently - training a larger model (1.5B+)

Using models to repair - predict errors (lots of training data!) - predict repair (using same/new model)

- 56% 27% 21%
- 47% 39%

Uses ExeBench - Expanded AnghaBench [MachineProgramming22@PLDI]

GitHub C code

- Executable code
- IO examples (autogen)



Highly Preliminary Results

- Compilation C->s: 56% Decompilation s->C 27% Program Synthesis I,O->C 21%
- 47% Evaluation C,I->O Latent evaluation I,O,I->O 39%

Currently

- training a larger model (1.5B+)

Using models to repair

- predict errors (lots of training data!)
- predict repair (using same/new model)

Uses ExeBench - Expanded AnghaBench [MachineProgramming22@PLDI]

GitHub C code

- Executable code
- IO examples (autogen)



Matching Hardware to Software - enables hardware innovation

Program synthesis and code matching big step acceleration

Going beyond simple acceleration requires new approaches -compilation as neural machine translation









Conclusion



Conclusion

Matching Hardware to Softwareenables hardware innovation

Program synthesis and code matchingbig step acceleration

Going beyond simple acceleration requires new approaches -compilation as neural machine translation

New technologies + endless automation = bridging software/hardware gap







